To: U.S. Department of Commerce (PW FORM PAT-1449) Patent and Trademark Office							Atty. M# Dkt. No. 304367 AF/JG/P9094US							
							Applicant: Florin UDREA							
				`	PADEMARK		o.: 10/602							
•						Filing Dat	e: June 24	4, 2003						
Date: November 30, 2004 Page 1 of 1					1	Examiner: Pham, Hoai V. Group Art Unit: 2814						314		
US PATE	IT D	OCUMENTS												
Examiner's	xaminer's Docum		Date		Name -				Class	Sub	1		Filing	
Initials*		Number	MM/YY	ΥΥ	(Family Name of First Inventor)					Class	Class Date		riate)	
HP	AR	2002/0096708 A1	07/200	2	Ahlers et al.									
	BR									 	<u> </u>			
	CR		· - · · · · · · · · · · · · · · · · ·							 				
	DR									-				
	FR FR			_										
										-		 		
	GR		4-							-		ļ ·		
	HR					<u> </u>			- : -	+	 			
***	IR JR											<u> </u>		
000000000000000000000000000000000000000		NT SOOT MENTS	508084 (4.57.85)	5:9%				3514031543	4883 F	nglish		Translati	on	
ROKEIGNI		NT DOCUMENTS Date Co			oto:	Inventor Name		**************************************		Abstract		Readily		
		Number	MM/YYYY	Cou	ritry	inventor	ivaine .		F	Enclosed No		Available Enclose No		
HP	KR	1 026 750 A1	08/2000	FUE	ROPE	Udrea					1		-	
HP	LR	WO 00/35023	06/2000	PCT	····	LetaVic						<u> </u>		
HP	MR	2 380 056			EAT BRITAIN	nga et al.								
	NR							,						
	OR													
	PR							y.						
	QR													
	RR													
OTHER (Inc	ludir	giin this order Auth	ior-Title, P	erioc	ical Name Dat	e Pertiner	nt Pages (etc)						
HP	SR	Ng, R., et al., "Lateral Unbalanced Super Junction (USJ)/3D-RESURF for High Breakdown Voltage on SOI," 4 June 2001, pgs. 395-398.												
1	TR	Udrea, F., et al., "I	drea, F., et al., "Lateral Insulated Gate Bipolar Transistor (LIGBT) Structure											
	UR	Based on Partial Isolation SOI Technology," 8 May 1997, pgs. 907-909. Chen, X.B., et al., "Lateral High-Voltage Devices Using an Optimized Variational										~	┼	
		Lateral Doping," Int. J. Electronics, 1996, Vol. 80, No. 3, pgs. 449-459.												
HP	VR	Amberetu, M., et al., "150-V Class Superjunction Power LDMOS Transistor Switch on SOI, 4 June 2002, pgs. 101-104.												
	WR	₹												
	XR													
	YR	L,												
Examiner		logy lam	/			Date Con	sidered:	12/	30/0	94				
EXAMINE	₹:	Initial if citation consi			r not citation is in				Draw	line thr	ough	citation	if	

\`,